A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: Line Edge Roughness
Line Edge Roughness
2004-02-09
Ariel Lipson (IC)
2004-02-10
Bill Moffat
2004-02-11
Brubaker Chad
Line Edge Roughness
Bill Moffat
2004-02-10
Ariel,
      The line edge roughness is due to trapped water molecules at the edges of
the developed lines.  If you use vacuum vapor prime you remove all the water on
the wafer.  This takes up to 15 minutes dependent upon the wafer surface.  Then
priming with HMDS while still under vacuum and still dehydrated the HMDS seals
the surface.  Moisture can not lift off the resist and more importantly for you
it can not break down the edges to produce edge roughness.  About 25 years ago I
was able to move a 0.8 micron dimension from +/- 10% variation to +/- 4% by
getting rid of edge roughness.  Bill Moffat

-----Original Message-----
From: Ariel Lipson (IC) [mailto:[email protected]]
Sent: Monday, February 09, 2004 8:36 AM
To: [email protected]
Subject: [mems-talk] Line Edge Roughness


Hello,

    I'm trying to fabricate ~2um features in silicon using Shipley S1805
photoresist, but get rough resist edges (<0.5um). This problem is know as
"Line Edge Roughness". Does anyone have any suggestion how to reduce the effect.

Thanks, Ariel
_______________________________________________
[email protected] mailing list: to unsubscribe or change your list
options, visit http://mail.mems-exchange.org/mailman/listinfo/mems-talk
Hosted by the MEMS Exchange, providers of MEMS processing services.
Visit us at http://www.memsnet.org/


reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Tanner EDA by Mentor Graphics
University Wafer
Process Variations in Microsystems Manufacturing
Nano-Master, Inc.