A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: Cu/W etch problem
Re: Wafer Thickness
2004-11-11
John Maloney
Cu/W etch problem
2004-11-12
UNIX Pinguin
layout editors for linux
2004-11-12
anartz
Cu/W etch problem
UNIX Pinguin
2004-11-12
  Dear MEMS-talk-listers,

  My provider ran in to a probem when
 etching Cu(2000nm)/W(100nm)/Si(base).
  Using APS-100 (Transene recipy) every-
 thing was destroyed when etching reached
 the Cu-W interface. Is this due to gal-
 vanic effects ????... I double-checked
 and APS-100 has the following spec.'s:
  2500 nm/min (Cu)
     0 nm/min (W)
  I am evidently puzzled how Cu was
 destroyed due to W, since APS-100 has
 a rather const. appetite for Cu anyway.
  Should they use something else ?

  What if we use Ti(100nm) as adhesion
 layer to the Si-substrate ? (Or Cr ?)
  What etchants combination should be
 used ?

  Any advice greatly appreciated !

  With many thanks,
  Octavian Dima




__________________________________
Do you Yahoo!?
Check out the new Yahoo! Front Page.
www.yahoo.com



reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
University Wafer
Harrick Plasma, Inc.
Tanner EDA by Mentor Graphics
Addison Engineering