A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: Re: KOH etching for (110) silicon wafer
Re: KOH etching for (110) silicon wafer
1998-08-26
Arum Han
1998-08-19
Michel Rosa
1998-08-20
Dong-il Dan Cho
1998-08-26
Arum Han
Re: KOH etching for (110) silicon wafer
Michel Rosa
1998-08-19
Hi,

For that type of etching alignment is extreemly critical ... I'm not sure
what you are trying to do, however to achieve smooth vertical walls
alignment error should be less than 1 degree.  There are some papers by
Mattias Vangbo from Uppsala University (I think in Sweden)on this topic.

Regards,

Mike Rosa.



At 11:50 19/08/98 +0000, you wrote:
> Dear MEMS
> I have worked (110) silicon wafer KOH etching  verticaly for
>acceleration sensor.
>  But vertical KOH etching was not conformed. I want to know the
>method for  vertical KOH etching.
>  I wish your advices and good informastions.
> Thanks for reading my e-mail.
>email adress; [email protected]
>
>
>


reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
Tanner EDA by Mentor Graphics
MEMS Technology Review
Process Variations in Microsystems Manufacturing
Harrick Plasma, Inc.