A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: RIE of SOI wafers
RIE of SOI wafers
2008-12-04
[email protected]
2008-12-05
Morten Aarøe
2008-12-05
Jie Zou
2008-12-06
[email protected]
2008-12-06
Dean Hopkins
2008-12-06
[email protected]
2008-12-06
[email protected]
2008-12-07
Jie Zou
2008-12-08
[email protected]
2008-12-09
[email protected]
RIE of SOI wafers
[email protected]
2008-12-06
Dear Morten,

Thanks for the suggestion.

Unfortunately, in my design there are features 300 nm wide, and the
thickest resist layer I can use to pattern them with the e-beam is 500
nm of ZEP.

The problem is that 500 nm resist should resist the etch to drill 300 nm
of silicon (indeed, it does it with other wafers, but not with these two
"problematic" wafers).

So, I started to think that maybe there is something on/in the
device layer that delays the etch (oxide? too much dopant?...), and I
would like to know if somebody has
had a similar experience, or an idea about the reason for this.

Best regards,
Jose

reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
MEMS Technology Review
Harrick Plasma, Inc.
Mentor Graphics Corporation
Addison Engineering