A MEMS Clearinghouse® and information portal
for the MEMS and Nanotechnology community
RegisterSign-In
MEMSnet Home About Us What is MEMS? Beginner's Guide Discussion Groups Advertise Here
News
MEMSnet Home: MEMS-Talk: etch si condition
etch si condition
2013-03-21
Charles Tang
2013-03-23
Michael Martin
etch si condition
Charles Tang
2013-03-21
Hi, guys,

Where can I get a RIE dry etch condition for Si nano pattern etching?
I used normal condition such as CHF3 or SF6, 80W RIE power and 20 mTorr for the
etching,
but my nano patterned Cr mask was totally destroyed.

BTW, if I want to have a little bit vertical (not so vertical, I can accept some
undercut) sidewall for 2 um Si trench ( 2um depth),
can normal RIE (not ICP) been used for this etching?

If you have some experience, please kindly share me some tricks.

Thanks.

Best regards.

Charles

Dept. of Electronic Engineering
City University of Hong Kong
83 Tat Chee Avenue, Kowloon, Hong Kong
[email protected]
_______________________________________________
Hosted by the MEMS and Nanotechnology Exchange, the country's leading
provider of MEMS and Nanotechnology design and fabrication services.
Visit us at http://www.mems-exchange.org

Want to advertise to this community?  See http://www.memsnet.org

To unsubscribe:
http://mail.mems-exchange.org/mailman/listinfo/mems-talk
reply
Events
Glossary
Materials
Links
MEMS-talk
Terms of Use | Contact Us | Search
MEMS Exchange
MEMS Industry Group
Coventor
Harrick Plasma
Tanner EDA
University Wafer
Process Variations in Microsystems Manufacturing
The Branford Group
Tanner EDA by Mentor Graphics